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Investigation of Critical Slowing Down in a
Bistable S-SEED
B. A. Clare, K. A. Corbett, K. J. Grant, P. B. Atanackovic, W. Marwood, and J. Munch
Abstract—A simulation ofS-SEEDswitching basedupon exper-
imental data is developedthat includesthe effect of critical slowing
down. The simulation’s accuracy is demonstrated by close agree-
ment with the results from experimental S-SEED switching. The
simulation is subsequently used to understand how the phenom-
enon of critical slowing down applies to switching of an S-SEED
and how the effect on photonic analog-to-digital (A/D) converter
performance may be minimized.




HE ability to digitize directly the radio-frequency (RF)
carrier of communication signals at high resolution is
very desirable, as it avoids the use of an intermediate frequency
that degrades the signal-to-noise ratio. Switching speed and
clock jitter are two of the factors that limit the achievement
of higher resolution and speed in state-of-the-art electronic
analog-to-digital (A/D) converters [1]. Photonics offers devices
that have properties superior to their electronic counterparts.
These include high-speed switches [2], fast low-noise and
low-jitter clocks [3], and interconnects with reduced sensitivity
to crosstalk.
A photonic A/D was proposed in [4] that utilized self-elec-
trooptic-effect devices [5] (SEEDs) constructed from multiple
quantumwellp-i-ndiodesinanoversampledsigma–deltaarchi-
tecture. The sigma–delta architecture was chosen due to its suit-
ability for a photonic implementation, as the required elements
of a 1-bit comparator, subtractor, and logic gates had previously
been demonstrated using SEEDs [6]–[8]. In [4], the subtractor
utilized SEEDs in self-linearized mode, while the remainder of
the design comprised electronics.
The proposed all-photonic design uses a 1-bit comparator
consisting of two SEEDs in series (S-SEED) operating in
bistable mode. As a consequence of bistability, the comparator
will exhibit critical slowing down [7]. The phenomenon of
critical slowing down causes the switching time to tend toward
infinity when the bistable system is close to a transition, or
critical point. This will have a deleterious effect upon the A/D
operation, because an A/Daccepts a continuous range of inputs.
For inputs close to the transition points, critical slowing down
will limit the response time of the comparator and cause output
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errors. Therefore, it is important to understand the variation of
the switching time for values of parameters close to the critical
ones.
In this paper, a model is developed to assist in the investiga-
tion of critical slowing down of a comparator based upon an
S-SEED. Previous approaches to modeling S-SEED switching
include those of [7] and [9]. In [7], a linear approximation to
the differential equation of the S-SEED’s equivalent circuit
was used to derive an equation for the switching time. In [9],
a piecewise linear approximation to the experimental respon-
sivity curve of an MQW p-i-n diode was used to investigate
switching behavior. However, neither of these approaches was
accurate enough to quantitatively describe the effect of critical
slowing down.
In our effort to include critical slowing down in a description
of S-SEED switching, we include the measured device param-




comparison to a comparator is discussed in Section IV. We sub-
sequently use the simulation to determine the parameters nec-
essary to switch the S-SEED close to the critical points. The
testing of the prediction with an S-SEED switching experiment
reveals critical slowing down. We demonstrate a power-law de-
pendence for the switching time near a critical point. Finally,
the simulation is used to minimize critical slowing down and
determine potential functions that aid in the understanding of
the effect.
In this paper, we first describe the optical switching process
in Section II, where attention is paid to the parameters affecting
switching and the necessary switching conditions. Section III
provides a description of the computer simulation and details
of the experimental data that were used. The experiment used
to verify the simulation is discussed in Section IV. Section V
presentsexperimentalandsimulatedresultsforthephenomenon
of critical slowing down. Conclusions are given in Section VI.
II. DESCRIPTION OF OPTICAL SWITCHING
To understand the switching process and the origin of critical
slowing down, it is first necessary to consider the IV character-
istics of the two MQW p-i-n diodes that form an optical switch,
or comparator.
To create a bistable optical switch, we connect two SEEDs
electricallyinserieswithavoltagesourcetoformwhatisknown
as a symmetric SEED (S-SEED) [8], as shown in Fig. 1.
This figure also shows that the S-SEED has two optical in-
puts and , two optical outputs and , and
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Fig. 1. Schematic of an S-SEED showing the voltage source V , the optical
inputs P and P , and the optical outputs P and P .
a supply voltage . The two optical inputs (pulsed or contin-
uous wave beams) set the voltage and transmission state of the
S-SEED.Thiscanbeunderstoodbyexaminingaloadlineplotof
the S-SEED, as shown in Fig. 2. The loadline plot shows exper-
imentally measured IV curves for each device in the S-SEED.
The IV curves acquire their shape from the quantum confined
Stark effect (QCSE) [10], which is utilized to red shift the ab-
sorption peak as a function of electric field.
Fig. 2 illustrates the bottom device in Fig. 1, which experi-
ences an applied voltage of and an optical input of
W, using a dashed line. The top device experiences
and is plotted for three different values of , as depicted with
a solid line. Consider first the case of W, where
the curves for the top and bottom devices intersect at the point
labeled in Fig. 2. Since the two diodes are in series, the
same current must pass through each. Therefore, the intersec-
tion gives the solution of for the S-SEED circuit. For the case
of ,threeintersectionsoccuratthepoints
labeled , and . Following the stability analysis presented
in [7], the solution labeled is found to be unstable, while the
othertwo are stable.Itis bistability, theexistence oftwo distinct
stable solutions to the circuit, that is exploited in the creation of
an optical switch. Finally, consider the case of W
where intersections occur at points and . The solution at
point isstableandinaregionwhereonlyasinglesolutionoc-
curs, as was the case with point . However, at point the two
curves touch tangentially as the stable and unstable solutions
and converge. This implies that point is on the edge of sta-
bility, and it is termed a critical point. By plotting the solution
as a function of the input power , as done in Fig. 3,
the ranges of each of the two stable solutions can be seen. The
overlapofthetworanges resultsinhysteresisofwidth ,and at
the limits of the overlap the critical points exist. Therefore, we
find that due to the geometric nature of the switching points, to
switchtheS-SEEDfrom to ,theinputmustbesuch
that ;andtoswitchintheop-
posite direction requires .
Fig. 2. Loadline plot that consists of IV curves for each of the devices in an
S-SEED with V = ￿8 V. The loadline is shown for three different values of
P (solid) and one value of P (dashed).
Fig. 3. Simulated plot of the solution of the circuit V against the input power
P =P for V = ￿8 V, depicting hysteresis of width ￿.
III. SIMULATION METHOD
To provide a better understanding of the S-SEED switching
behavior and to be able to predict the parameters necessary for
an experiment, a computer simulation was developed. The sim-
ulation was based on the equivalent circuit model shown in Fig.
4, similar to those used in [9] and [11].
The model represents the p-i-n diode as a current source de-
pendent upon voltage, optical power, and optical wavelength
.Avoltage-dependentcapacitor anddiode
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Fig. 4. Equivalent circuit model of an S-SEED. I (V;P;￿) represents
the voltage and wavelength dependent photocurrent, C(V ) the voltage
dependent capacitance, and I (V ) the dark current of the diode.
diodes can become forward biased in an S-SEED, making the
dark current an important component of the model.
Given the applied bias and optical inputs and ,
as depicted in Fig. 1, the application of Kirchoff’s current law
to the circuit shown in Fig. 4 yields the differential equation
(2). The total current is defined in (1), and it is assumed that




Where our simulation departs from those previously pub-
lished is in the use of experimental data for , and
. The dark current was measured with a Keithley K236
source meter, and the capacitance with a HP 4279A meter.
To measure , the wavelength of light incident on an
MQW p-i-n diode was stepped in increments of 0.3 nm, and at
each value of thesupply voltage was ramped from 9.0 to 0.9
V. The current was recorded at each step and divided by the in-
cident power on the device. Dark current was subsequently sub-
tracted to give responsivity. To perform this experiment, the fol-
lowing instruments were computer controlled via GPIB: New-
port 2832C power meter, Burleigh WA1000 wavemeter, K236
source meter, and Coherent 899 Ti:sapphire laser.
The measured responsivity as a function of wavelength and
applied bias is shown in Fig. 5, revealing the heavy hole (larger
peak) and light hole exciton peaks. Fig. 5 shows how the QCSE
reduces the magnitude and red shifts the wavelength of the ex-
citons as the applied bias is increased.
To simulate the switching behavior of the S-SEED, it was
necessary to solve (2) for . In order to represent our exper-
imental data as accurately as possible, the data were linearly in-
terpolated within the Mathematica environment to form what is
Fig. 5. Measured responsivity in A=W as a function of wavelength and
applied bias.
termedan interpolatingfunction. Anumericaldifferentialequa-
tion solving routine was applied, which implements Adam’s or
Gear methods, giving .
Resultsfromthesimulationsarepresentedinthenextsection.
IV. RESULTS
A clocked switching experiment was chosen to test the accu-
racy of the simulation. Such an experiment is most relevant to
the optical A/D, as it simulates the comparison function [12]. In
the clocked switching process, two different low power beams
are compared by the S-SEED, which is set into one of two
voltage states. Two equal high-power beams are then applied
to read the state of the S-SEED, without switching the device.
All the parameters affecting the switching process are included
in the simulation, as demonstrated by excellent agreement be-
tween the simulation and experiment presented in the following
section.
A. Experimental Setup
The molecular beam epitaxy (MBE)-grown MQW p-i-n
diodes that constitute our S-SEED were designed with 50
Al Ga As/GaAs quantum wells. To produce devices, 500
500 m square mesas and ohmic contacts were fabricated.
The entire growth structure is shown in Fig. 6.
The experimental setup for the clocked switching experiment
is shown in Fig. 7. The tunable Ti:sapphire laser was coupled
with a Cambridge Research &Instrumentation laser powercon-
troller to remove amplitude fluctuations. The beam was split
into two: one arm providing the clock beam and the other sup-
plying lower power signal levels. Polarizing beam splitters and
halfwave plates were subsequently used to split each beam into
and signalsandtoenablesimpleadjustmentoftherel-
ative powers. Synchronized acoustooptic modulators were used
to impart the signals on the beams. The typical input impedance
of a SEED is approximately 10 M . Therefore, to measure ac-
curately the voltage across the SEED connected to ground on
a Tektronix TDS520 oscilloscope, it was necessary to use an
AD620 instrumentation amplifier with an input impedance of2886 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 21, NO. 11, NOVEMBER 2003
Fig. 6. Schematic of MBE grown p-i-n structure. The aluminum mole fraction
of the AlGaAs layers is 31%. The active region contains 50 quantum wells of
95-A GaAs wells and 40-A AlGaAs barriers that are not intentionally doped.
Fig. 7. Experimental setup for the clocked switching experiment.
10 G . As measured by the meter, the measurement equip-
ment contributed 59 pF in parallel with the S-SEED. This addi-
tional contribution was included in the simulation.
B. Comparison of Simulation and Experiment
Experimental and simulated results for the clocked switching
experiment are presented in Fig. 8. Fig. 8(a) plots the optical
power applied to the top device as a function of time with
a solid line. varies between two values used to set the state
of the S-SEED that are interleaved with a much higher clock
pulse. The dashed line in Fig. 8(a) represents the optical power
applied to the bottom SEED , which is again interleaved
with a clock pulse. The two clock pulses are of equal power and
are used to read the state of the S-SEED. Fig. 8(b) shows the
comparisonofexperimental(dashedwithcircles)andsimulated
(solid) measurements for the voltage across the bottom SEED
as a function of time.
Fig. 8. (a) Timing diagram for the optical inputs P (solid line) and P
(dashed line). (b) Comparison of the simulated (solid line) and experimental
(dashed line with circles) results for V from the clocked switching experiment
performed at a wavelength of 850 nm.
To compensate for power meter drift, the values of and
used in the simulation were allowed a 3% window of
adjustment. Within this error, very good agreement is seen
between experiment and simulation. Not only are the switching
levels accurate, but so is the transient behavior. Therefore,
the simple equivalent circuit of Fig. 4 has proven sufficient
to achieve an accurate simulation of S-SEED switching. It
should be noted that the very slow switching speed is due to the
SEED’s large capacitance, nominally 100 pF, and the relatively
small difference in power between and of 20 W [8].
Due to the slow switching speed, it was not necessary to
model the effects on the transit time caused by tunnelling of
the carriers through the quantum-well barriers, since the
time constant dominates. However, even for much faster de-
vices, others [13] have demonstrated that the time con-
stant is the limiting factor in determining the switching speed
for devices with thin barrier quantum wells. Therefore, we be-
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eling higher order structures, such as A/D architectures at sig-
nificantly greater speeds.
V. CRITICAL SLOWING DOWN
As a stable system approaches an instability, a phenomenon
known as critical slowing down often occurs, in which the
system exhibits an extremely slow return to steady state upon
perturbation. In the case of bistable systems, the effect of
critical slowing down is to increase the system’s switching time
near the transition or critical points [19]. To understand this,
consider the system
(3)
with the fixed point solution at . That is
(4)
To determine the stability of , we linearize (3) about
via a Taylor expansion to first order
(5)




which has the solution
(8)
The parameter now determines stability. If , then
as , which implies that is a stable solution.
However, if , then as , which implies
that is unstable. Now consider the case . Then
and the system does not progress past its initial condition.
From (7), we see that the velocity of the system tends
to zero for the situation where , referred to as critical
slowing down [19].
A. Results
To demonstrate the effect of critical slowing down, we
performed an experiment similar to that of Section IV, with
the omission of the clock pulses. By applying different optical
powers to the two devices, the S-SEED was switched between
two voltage states. The lower state was adjusted to reveal the
effect of approaching zero. The experimental and simulated
results are presented in Fig. 9 by points and lines, respectively.
Thevalueof wasmaintainedat100 W,andthesquare
wave applied to varied between W and three
different values of , equal to 74, 81, and 83 W, as depicted
in Fig. 9. The figure demonstrates that the switching is much
slower when is equal to 83 W compared to 74 W. We
can establish that critical slowing down is the cause of the de-
creasing switching speed by considering the parameter as a
functionof .However,sincethederivativeoftheinterpolated
Fig. 9. Switching of S-SEED with P = 100 ￿W and P switched from
270 ￿W to the three different powers of 74, 81, and 83 ￿W to demonstrate
critical slowing down. The solid lines represent the simulation, while
experimental results are depicted with points.
data is only piecewise continuous, we were unable to calculate
the behavior of the parameter from the experimental data. To
demonstrate qualitatively the behavior of the parameter, we
fit the responsivity data for a wavelength of 850 nm with an an-
alytic function, given in (9)
(9)
Equation (9) models the heavy hole (hh) and light hole (lh) ex-
citonic responses as Gaussian curves, where , and are
thewidth,strength,andpositionoftheexcitonsand isafitting
parameter to represent the continuum absorption.
To find , (9) was first used to calculate the steady-state so-
lution of (2). The solution was substituted into (6), yielding the
results presented in Fig. 10(a).
Fig. 10(a) demonstrates how at the critical points,
which are identified by the dashed line at the limits of the hys-
teresis region from the accompanying curve in (b). Therefore,
accordingtothedefinitionofcriticalslowingdownasdiscussed
in the introduction to this section, the system exhibits a decay
time approaching infinity in the vicinity of these critical points.
Fig. 10(b) also includes steady-state solutions derived from ex-
perimentaldata,depictedusingathinnerline,demonstratingthe
validity of (9). For illustrative purposes, Fig. 10(a) includes the
unstable static solutions, which have positive values of .
An alternative quantitative method of describing critical
slowing down, that also includes transient effects, is to consider
a potential function. If we take (2) as an equation of motion for
[14], then the potential function is defined as follows:
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Fig. 10. (a) Graph of the values of ￿ as a function of P , showing stable and
unstable solutions with ￿>0. (b) Plot of the hysteresis curve, generated from
stable voltage solutions for the fitted data, as per (9). Two devices of different
peak responsivities were used, which caused the hysteresis region to shift from
that depicted in Fig. 3. Overlaid in a thinner line is the corresponding result
using experimental data. The critical points are marked with a dashed line and
the labels A and B.
The potential function has a local minimum at a stable solution,
and the slope of determines the velocity and direction of
movement of . For this technique, critical slowing down is
identifiedwhen and isnotequaltoastable
solution of the system. As this is a global definition, it has the
advantage that it can be used to describe the transient behavior
on both sides of the transition point.
For the switching experiment of Fig. 9, we can plot three po-
tential function curves, as shown in Fig. 11. The three curves
correspond to the values of equal to 74 (dashed line), 81
(dot-dashed), and 83 W (solid).
In the process of switching from 270 Wt o , the
S-SEED voltage will traverse the path of the potential function
from 7.8 V to the minimum at 2.25 V. Fig. 11 reveals that
the slope of the potential function approaches zero as is in-
creased to 83 W. Since the speed of the system traversing this
Fig. 11. Potential function U(V ) for three values of P : 74, 81, and 83 ￿W.
The stable solutions occurs around ￿2.3 V, and critical slowing down can be
seen at ￿4.9 V.
curve is determined only by the slope, the system slows down
around 4.9 V as approaches the critical point labeled in
Fig. 10(b). Thus the potential function shows that the S-SEED
experiencescriticalslowingdownanddemonstratesthecauseof
theeffect.Increasing furthersothat liesinthehysteresis
region, will produce two local minima in . Following the
treatmentof[19]foropticalbistability,thepresenceoftwolocal
minima indicates that the system is analogous to a first-order
phase transition in a nonequilibrium situation, for which critical
slowing down has been demonstrated [18], [19].
AnexperimentaltechniquetodemonstratethattheS-SEEDis
experiencing critical slowing down is to measure the switching
time as a function of . The switching time was defined as
the time taken for the system to get from the initial voltage
state to 95% of the the final voltage state , labeled as
in (11). The experiment represented in Fig. 9
was repeated with several values of ranging from 55 to 83
W, and the switching times were measured directly from the
plotted experimental switching data. The results are presented
in Fig. 12
(11)
The data of Fig. 12 are fitted with a function of the form
(12)
where and are fitting parameters. References [15]–[17]
demonstrate that the critical slowing down in optical bistability
follows the form given in (12).
Finally, the simulation was used to study how variation of
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Fig.12. S-SEEDswitchingtime,asdefinedinthetext,asafunctionofP .
A power law as described by (12) is fitted to the data with a high degree of
correlation (R =0 :998).
Fig. 13. Width of the input region over which critical slowing down will have
a significant effect on the switching time, as a function of V .
down behavior. To determine the switching time, the following
integration was performed numerically:
(13)
An arbitrary threshold switching time was defined to be 0.7 ms.
The difference between the value of at the threshold
andthevalueof wascalculatedandplottedasafunction
of in Fig. 13. The value - determines the range
of comparator input powers where the switching time is slower
than the defined threshold and therefore problematic.
Fig. 13 demonstrates that the range of values of where
critical slowing down has a significant effect on device perfor-
mance can be reduced by optimizing the bias applied to the
S-SEED.
VI. CONCLUSION
We have developed an accurate model of the switching of an
S-SEED in which the differential equation for the circuit of an
S-SEED was solved numerically. Included were the effects of
dark current and voltage dependent device capacitance. The de-
gree of accuracy of this approach is determined by the quality
of the measured parameters. We have shown that with our mea-
sured data, the agreement between simulation and experiment
is excellent.
The phenomenon of critical slowing down was experimen-
tally demonstrated. The model was then used to replicate the
results and describe the effect. Since this is not a desirable ef-
fect for an A/D, the simulation was used to find values of a pa-
rameter that minimizes this effect. Future work is planned to
simulate a photonic sigma–delta A/D by extending our simula-
tion of S-SEED switching.
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